RISC-V阵营首款DC级CPU？最大128核的Ventana Veyron V1
本帖最后由 埃律西昂 于 2022-12-17 10:26 编辑Source: TechPowerUp
[*]Eight wide, aggressive out-of-order pipeline
[*]3.6 GHz
[*]5 nm process technology
[*]16 cores per cluster
[*]High core count multi-cluster scalability up to 128 cores
[*]48 MB of shared L3 cache per cluster
[*]Advanced side channel attack mitigations
[*]Comprehensive RAS features
[*]Top-down performance tuning methodology
[*]Provided with IOMMU and Advanced Interrupt Architecture (AIA) system IP
[*]SDK released with necessary software already ported to Veyron
[*]Veyron V1 Development Platform available
页:
[1]