| 
 | 
 本帖最后由 fyc858 于 2022-11-27 17:03 编辑  
 
 
[2022/11/27 15:50:12] 
Ai 智能超频 [手动] 
BCLK 频率 [100.0000] 
Intel(R) Adaptive Boost Technology [开启] 
华硕多核心增强 [Enabled – Remove All limits] 
SVID Behavior [Best-Case Scenario] 
内存速度比率模式 [100:100] 
Memory Controller : DRAM Frequency Ratio [1:2] 
内存频率 [DDR5-7000MHz] 
CPU核心倍频 [By Core Usage] 
1-Core Ratio Limit [58] 
2 核心倍频限制 [58] 
3 核心倍频限制 [57] 
4 核心倍频限制 [57] 
5 核心倍频限制 [56] 
6 核心倍频限制 [56] 
7 核心倍频限制 [55] 
8 核心倍频限制 [55] 
Performance Core0 Specific Ratio Limit [Auto] 
Performance Core0 specific Voltage [自动] 
Performance Core1 Specific Ratio Limit [Auto] 
Performance Core1 specific Voltage [自动] 
Performance Core2 Specific Ratio Limit [Auto] 
Performance Core2 specific Voltage [自动] 
Performance Core3 Specific Ratio Limit [Auto] 
Performance Core3 specific Voltage [自动] 
*Performance Core4 Specific Ratio Limit [Auto] 
Performance Core4 specific Voltage [自动] 
*Performance Core5 Specific Ratio Limit [Auto] 
Performance Core5 specific Voltage [自动] 
Performance Core6 Specific Ratio Limit [Auto] 
Performance Core6 specific Voltage [自动] 
Performance Core7 Specific Ratio Limit [Auto] 
Performance Core7 specific Voltage [自动] 
Efficient Core Ratio [Sync All Cores] 
ALL-Core Ratio Limit [43] 
Efficient Core Group0 Specific Ratio Limit [Auto] 
Efficient Core Group0 specific Voltage [自动] 
Efficient Core Group1 Specific Ratio Limit [Auto] 
Efficient Core Group1 specific Voltage [自动] 
AVX2 [自动] 
AVX2 Ratio Offset to per-core Ratio Limit [自动] 
AVX2 Voltage Guardband Scale Factor [自动] 
内存 CAS# 延迟 [30] 
内存 RAS# 到 CAS# 延时 [40] 
内存 RAS# 预充电延时 [40] 
内存行有效至预充电的最短周期 [40] 
DRAM 指令速率 [2N] 
DRAM RAS# to RAS# Delay L [8] 
DRAM RAS# to RAS# Delay S [8] 
DRAM REF Cycle Time 2 [450] 
DRAM REF Cycle Time Same Bank [Auto] 
DRAM Refresh Interval [65535] 
内存写恢复延时 [12] 
内存读取到预充电时间 [Auto] 
内存四项动作成功时间 [16] 
内存写入到读取延迟 [12] 
DRAM WRITE to READ Delay L [Auto] 
DRAM WRITE to READ Delay S [Auto] 
DRAM CKE Minimum Pulse Width [Auto] 
DRAM Write Latency [Auto] 
Ctl0 dqvrefup [Auto] 
Ctl0 dqvrefdn [Auto] 
Ctl0 dqodtvrefup [Auto] 
Ctl0 dqodtvrefdn [Auto] 
Ctl1 cmdvrefup [Auto] 
Ctl1 ctlvrefup [Auto] 
Ctl1 clkvrefup [Auto] 
Ctl1 ckecsvrefup [Auto] 
Ctl2 cmdvrefdn [Auto] 
Ctl2 ctlvrefdn [Auto] 
Ctl2 clkvrefdn [Auto] 
ODT_READ_DURATION [Auto] 
ODT_READ_DELAY [Auto] 
ODT_WRITE_DURATION [Auto] 
ODT_WRITE_DELAY [Auto] 
DQ RTT WR [Auto] 
DQ RTT NOM RD [Auto] 
DQ RTT NOM WR [Auto] 
DQ RTT PARK [Auto] 
DQ RTT PARK DQS [Auto] 
GroupA CA ODT [Auto] 
GroupA CS ODT [Auto] 
GroupA CK ODT [Auto] 
GroupB CA ODT [Auto] 
GroupB CS ODT [Auto] 
GroupB CK ODT [Auto] 
Pull-up Output Driver Impedance [Auto] 
Pull-Down Output Driver Impedance [Auto] 
DQ RTT WR [Auto] 
DQ RTT NOM RD [Auto] 
DQ RTT NOM WR [Auto] 
DQ RTT PARK [Auto] 
DQ RTT PARK DQS [Auto] 
GroupA CA ODT [Auto] 
GroupA CS ODT [Auto] 
GroupA CK ODT [Auto] 
GroupB CA ODT [Auto] 
GroupB CS ODT [Auto] 
GroupB CK ODT [Auto] 
Pull-up Output Driver Impedance [Auto] 
Pull-Down Output Driver Impedance [Auto] 
DQ RTT WR [Auto] 
DQ RTT NOM RD [Auto] 
DQ RTT NOM WR [Auto] 
DQ RTT PARK [Auto] 
DQ RTT PARK DQS [Auto] 
GroupA CA ODT [Auto] 
GroupA CS ODT [Auto] 
GroupA CK ODT [Auto] 
GroupB CA ODT [Auto] 
GroupB CS ODT [Auto] 
GroupB CK ODT [Auto] 
Pull-up Output Driver Impedance [Auto] 
Pull-Down Output Driver Impedance [Auto] 
DQ RTT WR [Auto] 
DQ RTT NOM RD [Auto] 
DQ RTT NOM WR [Auto] 
DQ RTT PARK [Auto] 
DQ RTT PARK DQS [Auto] 
GroupA CA ODT [Auto] 
GroupA CS ODT [Auto] 
GroupA CK ODT [Auto] 
GroupB CA ODT [Auto] 
GroupB CS ODT [Auto] 
GroupB CK ODT [Auto] 
Pull-up Output Driver Impedance [Auto] 
Pull-Down Output Driver Impedance [Auto] 
Round Trip Latency Init Value MC0 CHA [Auto] 
Round Trip Latency Max Value MC0 CHA [Auto] 
Round Trip Latency Offset Value Mode Sign MC0 CHA [-] 
Round Trip Latency Offset Value MC0 CHA [Auto] 
Round Trip Latency Init Value MC0 CHB [Auto] 
Round Trip Latency Max Value MC0 CHB [Auto] 
Round Trip Latency Offset Value Mode Sign MC0 CHB [-] 
Round Trip Latency Offset Value MC0 CHB [Auto] 
Round Trip Latency Init Value MC1 CHA [Auto] 
Round Trip Latency Max Value MC1 CHA [Auto] 
Round Trip Latency Offset Value Mode Sign MC1 CHA [-] 
Round Trip Latency Offset Value MC1 CHA [Auto] 
Round Trip Latency Init Value MC1 CHB [Auto] 
Round Trip Latency Max Value MC1 CHB [Auto] 
Round Trip Latency Offset Value Mode Sign MC1 CHB [-] 
Round Trip Latency Offset Value MC1 CHB [Auto] 
Round Trip Latency MC0 CHA R0 [Auto] 
Round Trip Latency MC0 CHA R1 [Auto] 
Round Trip Latency MC0 CHA R2 [Auto] 
Round Trip Latency MC0 CHA R3 [Auto] 
Round Trip Latency MC0 CHA R4 [Auto] 
Round Trip Latency MC0 CHA R5 [Auto] 
Round Trip Latency MC0 CHA R6 [Auto] 
Round Trip Latency MC0 CHA R7 [Auto] 
Round Trip Latency MC0 CHB R0 [Auto] 
Round Trip Latency MC0 CHB R1 [Auto] 
Round Trip Latency MC0 CHB R2 [Auto] 
Round Trip Latency MC0 CHB R3 [Auto] 
Round Trip Latency MC0 CHB R4 [Auto] 
Round Trip Latency MC0 CHB R5 [Auto] 
Round Trip Latency MC0 CHB R6 [Auto] 
Round Trip Latency MC0 CHB R7 [Auto] 
Round Trip Latency MC1 CHA R0 [Auto] 
Round Trip Latency MC1 CHA R1 [Auto] 
Round Trip Latency MC1 CHA R2 [Auto] 
Round Trip Latency MC1 CHA R3 [Auto] 
Round Trip Latency MC1 CHA R4 [Auto] 
Round Trip Latency MC1 CHA R5 [Auto] 
Round Trip Latency MC1 CHA R6 [Auto] 
Round Trip Latency MC1 CHA R7 [Auto] 
Round Trip Latency MC1 CHB R0 [Auto] 
Round Trip Latency MC1 CHB R1 [Auto] 
Round Trip Latency MC1 CHB R2 [Auto] 
Round Trip Latency MC1 CHB R3 [Auto] 
Round Trip Latency MC1 CHB R4 [Auto] 
Round Trip Latency MC1 CHB R5 [Auto] 
Round Trip Latency MC1 CHB R6 [Auto] 
Round Trip Latency MC1 CHB R7 [Auto] 
Early Command Training [Auto] 
SenseAmp Offset Training [Auto] 
Early ReadMPR Timing Centering 2D [Auto] 
Read MPR Training [Auto] 
Receive Enable Training [Auto] 
Jedec Write Leveling [Auto] 
Early Write Time Centering 2D [Auto] 
Early Read Time Centering 2D [Auto] 
Write Timing Centering 1D [Auto] 
Write Voltage Centering 1D [Auto] 
Read Timing Centering 1D [Auto] 
Read Timing Centering with JR [Auto] 
Dimm ODT Training* [Auto] 
Max RTT_WR [ODT Off] 
DIMM RON Training* [Auto] 
Write Drive Strength/Equalization 2D* [Auto] 
Write Slew Rate Training* [Auto] 
Read ODT Training* [Auto] 
Comp Optimization Training [Auto] 
Read Equalization Training* [Auto] 
Read Amplifier Training* [Auto] 
Write Timing Centering 2D [Auto] 
Read Timing Centering 2D [Auto] 
Command Voltage Centering [Auto] 
Early Command Voltage Centering [Auto] 
Write Voltage Centering 2D [Auto] 
Read Voltage Centering 2D [Auto] 
Late Command Training [Auto] 
Round Trip Latency [Auto] 
Turn Around Timing Training [Auto] 
CMD CTL CLK Slew Rate [Auto] 
CMD/CTL DS & E 2D [Auto] 
Read Voltage Centering 1D [Auto] 
TxDqTCO Comp Training* [Auto] 
ClkTCO Comp Training* [Auto] 
TxDqsTCO Comp Training* [Auto] 
VccDLL Bypass Training [Auto] 
CMD/CTL Drive Strength Up/Dn 2D [Auto] 
DIMM CA ODT Training [Auto] 
PanicVttDnLp Training* [Auto] 
Read Vref Decap Training* [Auto] 
Vddq Training [Auto] 
Duty Cycle Correction Training [Auto] 
Rank Margin Tool Per Bit [Auto] 
DIMM DFE Training [Auto] 
EARLY DIMM DFE Training [Auto] 
Tx Dqs Dcc Training [Auto] 
DRAM DCA Training [Auto] 
Write Driver Strength Training [Auto] 
Rank Margin Tool [Auto] 
Memory Test [Auto] 
DIMM SPD Alias Test [Auto] 
Receive Enable Centering 1D [Auto] 
Retrain Margin Check [Auto] 
Write Drive Strength Up/Dn independently [Auto] 
Margin Check Limit [Disabled] 
tRDRD_sg_Training [Auto] 
tRDRD_sg_Runtime [Auto] 
tRDRD_dg_Training [Auto] 
tRDRD_dg_Runtime [Auto] 
tRDWR_sg [Auto] 
tRDWR_dg [Auto] 
tWRWR_sg [16] 
tWRWR_dg [Auto] 
tWRRD_sg [Auto] 
tWRRD_dg [Auto] 
tRDRD_dr [Auto] 
tRDRD_dd [Auto] 
tRDWR_dr [Auto] 
tRDWR_dd [Auto] 
tWRWR_dr [Auto] 
tWRWR_dd [Auto] 
tWRRD_dr [Auto] 
tWRRD_dd [Auto] 
tRPRE [Auto] 
tWPRE [Auto] 
tWRPRE [Auto] 
tPRPDEN [Auto] 
tRDPDEN [Auto] 
tWRPDEN [Auto] 
tCPDED [Auto] 
tREFIX9 [Auto] 
Ref Interval [Auto] 
tXPDLL [Auto] 
tXP [Auto] 
tPPD [Auto] 
tCCD_L_tDLLK [Auto] 
MRC 快速启动 [Enabled] 
MCH 完全检查 [自动] 
Mem Over Clock Fail Count [Auto] 
Training Profile [自动] 
RxDfe [Auto] 
Mrc Training Loop Count [Auto] 
内存 CLK 周期 [Auto] 
Dll_bwsel [Auto] 
Controller 0, Channel 0 Control [Enabled] 
Controller 0, Channel 1 Control [Enabled] 
Controller 1, Channel 0 Control [Enabled] 
Controller 1, Channel 1 Control [Enabled] 
MC_Vref0 [Auto] 
MC_Vref1 [Auto] 
MC_Vref2 [Auto] 
Fine Granularity Refresh mode [Auto] 
SDRAM Density Per Die [Auto] 
SDRAM Banks Per Bank Group [Auto] 
SDRAM Bank Groups [Auto] 
Dynamic Memory Boost [Disabled] 
Realtime Memory Frequency [Disabled] 
SA GV [Disabled] 
VRM 初始化检查 [开启] 
CPU Input Voltage Load-line Calibration [自动] 
CPU 负载线校正 [Level 6] 
Synch ACDC Loadline with VRM Loadline [关闭] 
CPU 电流容量 [140%] 
CPU Current Reporting [自动] 
CPU VRM 切换频率 [自动] 
VRM 扩展频谱 [自动] 
CPU 供电相数控制 [极致] 
CPU 供电相位控制 [极致] 
CPU 供电散热控制 [125] 
CPU Graphics Load-line Calibration [自动] 
CPU Graphics Current Capability [自动] 
CPU Graphics VRM Switching Frequency [自动] 
CPU Core/Cache Boot Voltage [Auto] 
CPU Input Boot Voltage [Auto] 
PLL Termination Boot Voltage [Auto] 
CPU Standby Boot Voltage [Auto] 
Memory Controller Boot Voltage [Auto] 
CPU Core Auto Voltage Cap [Auto] 
CPU Input Auto Voltage Cap [Auto] 
Memory Controller Auto Voltage Cap [Auto] 
Maximum CPU Core Temperature [100] 
Package Temperature Threshold [Auto] 
Regulate Frequency by above Threshold [自动] 
IVR Transmitter VDDQ ICCMAX [Auto] 
Unlimited ICCMAX [自动] 
CPU 核心/缓存电流最大限制 [350.00] 
CPU Graphics Current Limit [Auto] 
长时间功耗限制 [Auto] 
电源时间窗 [自动] 
短时间功耗限制 [Auto] 
Dual Tau Boost [Disabled] 
IA AC Load Line [Auto] 
IA DC Load Line [Auto] 
IA CEP Enable [自动] 
GT CEP Enable [自动] 
SA CEP Enable [自动] 
IA SoC Iccmax Reactive Protector [自动] 
Inverse Temperature Dependency Throttle [自动] 
IA VR Voltage Limit [Auto] 
CPU DLVR Bypass Mode Enable [自动] 
CPU SVID 支持 [自动] 
Cache Dynamic OC Switcher [自动] 
TVB Voltage Optimizations [自动] 
Enhanced TVB [自动] 
Overclocking TVB [自动] 
Overclocking TVB Global Temperature Offset Sign [+] 
Overclocking TVB Global Temperature Offset Value [Auto] 
Offset Mode Sign 1 [+] 
V/F Point 1 Offset [Auto] 
Offset Mode Sign 2 [+] 
V/F Point 2 Offset [Auto] 
Offset Mode Sign 3 [+] 
V/F Point 3 Offset [Auto] 
Offset Mode Sign 4 [+] 
V/F Point 4 Offset [Auto] 
Offset Mode Sign 5 [+] 
V/F Point 5 Offset [Auto] 
Offset Mode Sign 6 [+] 
V/F Point 6 Offset [Auto] 
Offset Mode Sign 7 [+] 
V/F Point 7 Offset [Auto] 
Offset Mode Sign 8 [+] 
V/F Point 8 Offset [Auto] 
Offset Mode Sign 9 [+] 
V/F Point 9 Offset [Auto] 
Offset Mode Sign 10 [+] 
V/F Point 10 Offset [Auto] 
Offset Mode Sign 11 [+] 
V/F Point 11 Offset [Auto] 
Realtime Memory Timing [Enabled] 
SPD Write Disable [TRUE] 
PVD Ratio Threshold [Auto] 
SA PLL Frequency Override [自动] 
BCLK TSC HW Fixup [Enabled] 
Core Ratio Extension Mode [Disabled] 
FLL OC mode [自动] 
UnderVolt Protection [Disabled] 
Switch Microcode [Current Microcode] 
Core PLL Voltage [Auto] 
GT PLL Voltage [Auto] 
Ring PLL Voltage [Auto] 
System Agent PLL Voltage [Auto] 
Memory Controller PLL Voltage [Auto] 
CPU 1.8V Small Rail [Auto] 
PLL Termination Voltage [Auto] 
处理器待机电压 [Auto] 
PCH 1.05V Voltage [Auto] 
PCH 0.82V Voltage [Auto] 
CPU Input Voltage Reset Voltage [Auto] 
Package Temperature Threshold [Auto] 
Regulate Frequency by above Threshold [自动] 
Cooler Efficiency Customize [Keep Training] 
Cooler Re-evaluation Algorithm [一般] 
Optimism Scale [100] 
Ring Down Bin [关闭] 
CPU 缓存最小倍频 [48] 
Max. CPU Cache Ratio [48] 
iGPU 最高频率 [Auto] 
BCLK Aware Adaptive Voltage [Enabled] 
Actual VRM Core Voltage [自动] 
Global Core SVID Voltage [Adaptive Mode] 
- 偏移模式符号 [-] 
- Additional Turbo Mode CPU Core Voltage [1.41000] 
- Offset Voltage [0.02000] 
Cache SVID Voltage [自动] 
CPU Graphics Voltage [自动] 
CPU L2 Voltage [自动] 
处理器系统代理电压 [Manual Mode] 
- CPU System Agent Voltage Override [1.12000] 
CPU Input Voltage [Auto] 
High DRAM Voltage Mode [Enabled] 
DRAM VDD Voltage [1.60000] 
DRAM VDDQ Voltage [1.57000] 
IVR Transmitter VDDQ Voltage [1.45000] 
Memory Controller Voltage [Auto] 
MC Voltage Calculation Voltage Base [Auto] 
VDD Calculation Voltage Base [Auto] 
PMIC Voltages [自动] |   
 
 
 
 |